Published: 04/06/67

<u>Identification</u>

Hard-Core Supervisor entry points J. H. Saltzer

Purpose

The innermost protection ring of the Multics supervisor is known as the hard-core supervisor ring. As a general rule, procedures and data bases are located in the hard-core ring if their correctness is needed in order to guarantee inter-user protection and privacy. For example, the procedures and data bases of the Basic File System, the GIOC interface module, and the Traffic Controller are located in the hard-core ring. This section lists all permitted entry points to the hard-core ring.

<u>Discussion</u>

The hard-core ring of the supervisor is entered by the standard ring-crossing mechanism described in BD.9.01. From outside the hard-core ring, it appears that all entry points are located in one of two segments named "hcs_" and "hcs1_". These segments are merely transfer vectors which pass the call to the appropriate segment entry point in the hard-core ring. This extra indirection is inserted on the assumption that the position of entry points of segment hcs_ and hcs1_ will change only rarely--when an old hard-core entry point is deleted, for example--and that therefore the caller can rely on his linkage to the entry point remaining correct even though the hard-core supervisor changes. If the caller were linked directly to an entry point of some hard-core supervisor procedure, his link becomes useless if a trivial change to the hard-core supervisor procedure should move its entry point. (In general, it is not practical for one user to run with an "old" version of a hard-core supervisor segment. Security is difficult to check and the segment may have to be "wired-down" to operate. It might also contain a serious buq.)

Whenever the system is initialized or reconfigured, the segments hcs_ and hcs1_, being part of the hard-core ring, are correctly linked to the real hard-core entry points by the same pre-linking mechanism which links all hard-core modules together. Pre-linking of the hard-core ring is described in section BL.7.02.

Segment hcs_ contains entries to all unrestricted hard-core entry points. Segment hcs1_ contains all entries which may be called only from the administrative ring.

Entry points

Below is an exhaustive list of all legal entry points entry point including arguments, see the MSPM sections indicated. to the hard-core ring. For further information on any

entry	MSPM section
Traffic Controller	
<hcs1_> [wakeup]</hcs1_>	BJ.3.00
<hcs1_> [block]</hcs1_>	BJ.3.00
<hcs1_> [create_process]</hcs1_>	BJ.1.00
<hcs1_> [destroy_process]</hcs1_>	BJ.1.00
Basic File System	
<hcs1_> [makeunknown]</hcs1_>	BG.3.01
<hcs1_> [transuse]</hcs1_>	tt.
<hcs1_> [get_ring]</hcs1_>	II .
<hcs1_> [moveseg]</hcs1_>	ti.
<hcs_> [free_core]</hcs_>	BG.3.02
<hcs_> [read_seg]</hcs_>	11
<hcs_> [write_seg]</hcs_>	11
<hcs_> [truncate_seg]</hcs_>	11
<hcs_> [core_test]</hcs_>	11
<hcs_> [check_access]</hcs_>	11
<hcs_> [check_ring]</hcs_>	H control
<hcs_> [list_dir]</hcs_>	BG.8.02
<hcs_> [status]</hcs_>	n

BG.8.02
11
11
11
11
11
11
11
u
11
11
11
BG.8.04
BG.8.03
ıi
H
ıı ·
11
II
BG.8.04
11
BF.20.02
11

<hcs_> [change_list]</hcs_>	BF.20.02
<hcs_> [change_global]</hcs_>	TI .
<hcs_> [copy_list]</hcs_>	BF.20.02
<hcs_> [connect_list]</hcs_>	п
<hcs_> [request_status]</hcs_>	u
<hcs_> [release_list]</hcs_>	tt .
<hcs1_> [assign_channel]</hcs1_>	11
<hcs1_> [define_assign]</hcs1_>	· II
<hcs1_> [define_channel]</hcs1_>	· H
Media Management Module	
<hcs_> [load]</hcs_>	BT.2
<hcs_> [unload]</hcs_>	BT.2
<hcs_> [locate]</hcs_>	BT.2
<pre><hcs_> [return]</hcs_></pre>	BT.2
Resource Assignment Module	
<hcs1_> [assign]</hcs1_>	BT.1
<hcs1_> [unassign]</hcs1_>	BT.1
Interprocess Communication	·
<pre><hcs1_> [get_device_signal]</hcs1_></pre>	BQ.6
Miscellaneous entry points	
<pre><hcs_> [set_timer]</hcs_></pre>	BD.10.04

BD.10.03

<hcs1_> | [set_alarm]

MULTICS SYSTEM-PROGRAMMERS MANUAL SECTION BD.6.03 PAGE 4